TY  - EDBOOK
AB  - Due to continuous advancements in modern technology processes which have
resulted in integrated circuits with smaller feature sizes and higher complexity, current system-on-chip designs consist of many different components such as memories, interfaces and microprocessors. To handle this growing number of components, an efficient communication structure must be provided and incorporated during system design. This work deals with the implementation of an efficient communication structure for an on-chip multiprocessor design. The internal structure of one node is proposed and specified by its requirements. Furthermore, different routing strategies are implemented. Moreover, the communication structure is mapped on a standard cell process to examine the achieved processing speed and to determine the area requirements.
DA  - 2005
DO  - 10.1007/11523277_20
LA  - eng
PY  - 2005
SN  - 978-0-387-27557-4
TI  - Adaptable Switch boxes as on-chip routing nodes for networks-on-chip
UR  - https://nbn-resolving.org/urn:nbn:de:0070-pub-22888822
Y2  - 2024-11-22T05:25:54
ER  -