Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs
In: Algorithms, Jg. 13 H. 22020
Acceleration of the SPADE Method Using a Custom-Tailored FP-Growth Implementation
In: Frontiers in Neuroinformatics, Jg. 15 H. 152021Binary Associative Memories as a Benchmark for Spiking Neuromorphic Hardware
In: Frontiers in Computational Neuroscience, Jg. 112017CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories
In: IEEE Transactions on Parallel and Distributed Systems, Jg. 29 H. 5, S. 1030-10432018Hardware Accelerators for Elliptic Curve Cryptography
In: Advances in Radio Science, Jg. 6, S. 259-2642008Identification of NLOS and Multi-path Conditions in UWB Localization using Machine Learning Methods
In: Applied Sciences, Jg. 10 H. 112020Multi-Modal Detection and Mapping of Static and Dynamic Obstacles in Agriculture for Process Evaluation
In: Frontiers in Robotics and AI, Jg. 52018Numerical and Experimental Evaluation of Error Estimation for Two-Way Ranging Methods
In: Sensors, Jg. 19 H. 32019Realtime multiprocessor for mobile ad hoc networks
In: Advances in Radio Science, Jg. 6, S. 239-2432008Resource Efficiency of Hardware Extensions of a 4-issue VLIW Processor for Elliptic Curve Cryptography
In: Advances in Radio Science, Jg. 8, S. 295-3052010Resource-efficient bio-inspired visual processing on the hexapod walking robot HECTOR.
In: PloS one, Jg. 15 H. 42020Simulation of Spiking Neural Networks – Architectures and Implementations
In: Neurocomputing, Jg. 48 H. 1-4, S. 647-6792002