Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs
In: Algorithms, Jg. 13 H. 2Acceleration of the SPADE Method Using a Custom-Tailored FP-Growth Implementation
In: Frontiers in Neuroinformatics, Jg. 15 H. 15Binary Associative Memories as a Benchmark for Spiking Neuromorphic Hardware
In: Frontiers in Computational Neuroscience, Jg. 11CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories
In: IEEE Transactions on Parallel and Distributed Systems, Jg. 29 H. 5, S. 1030-1043